Abstract-This paper presents a compact Wilkinson power divider (WPD) operating at 0.7 GHz (LTE band) with higher order harmonics suppression based on step impedance shunt stubs (SISSs) and defected ground structure (DGS). The quarter wavelength lines of conventional WPD are replaced by a host line loaded with a DGS and a pair of SISSs. The DGS and SISS of the proposed line serve as a high series inductance and shunt capacitance, respectively. Therefore, a compact quarter wavelength line is designed compared to conventional one. A prototype of the proposed power divider is designed based on the proposed line, which provides a size reduction of 71% as compared to conventional WPD (CWPD) at 0.7 GHz. In addition, upper edge selectivity is found to be 40 dB/GHz along with higher order harmonics suppression up to the 10th order (7 GHz) by a level better than 20 dB. The proposed power divider is experimentally verified with the simulated one and found to be same.
INTRODUCTION
Power divider (PD) is used for many microwave subsystems, such as power amplifiers, modulators, and antenna array systems [1] . However, PD size is large due to quarter wavelength lines. Another problem is unwanted harmonics (spurious responses) caused by nonlinear properties of the active circuit in transceiver system at higher frequencies. Therefore, several design geometries are proposed by various researchers to reduce the circuit size as well as to suppress the harmonics of the microwave circuits [2] [3] [4] [5] [6] [7] . In [2] , a π-shaped transmission line is used to design a compact WPD, but it is not capable of higher orders harmonic suppression. In [3] , a transmission line loaded with high-low impedance line is used to design a miniaturized PD with suppressed harmonics, but only limited numbers of harmonics are suppressed. Electromagnetic band-gap (EBG) structures are also used to miniaturize the circuit of PD to 39% in [4] with the 2nd and 3rd order harmonics suppression. In [7] , an asymmetric DGS is used to suppress the 2nd and 3rd harmonics with 10% reduction in size.
In [8] , DGS and T-shaped line decrease 31%, and in [9] combination of parallel coupled line and DGS is used to miniaturize the size of WPD up to 66%, but it is not capable of suppressing up to higher order harmonics. However, all the above techniques are not capable of reducing the circuit size as well as suppressing harmonics to a greater extent. In [10] [11] [12] [13] , different low-pass filters and compact microstrip resonator cells are also used to reduce the circuit size as well as suppress the harmonics. Compact filtering characteristics of power divider are also studied in [14] with harmonic suppression. In [15] , miniaturization of unequal WPD using lumped component elements is used to reduce the circuit size, but it offers parasitic effect at higher frequencies. In [16] [17] [18] , resonator cells of the power divider are modified in order to reduce the overall circuit area. Although the size of the power divider is significantly reduced, it is not capable of suppressing higher order harmonics.
In this paper, a pair of SISSs and a metal incorporated split ring DGS (MISRDGS) are used as shunt capacitors (C) and series inductance (L), respectively to make a quarter wavelength lines. Due to the slow wave characteristics of both SISS and DGS the proposed power divider occupies only 29% of the circuit area compared to CWPD at 0.7 GHz. Besides, unwanted harmonics are well suppressed better than 20 dB up to 10 GHz. The proposed design is simulated using HFSS full-wave EM simulator and fabricated on an Arlon substrate having dielectric constant (ε r ) = 2.2, thickness (h) = 0.787 mm, and loss tangent 0.009.
DESIGN OF COMPACT LINE AND ITS APPLICATION TO MINIMIZE THE CIRCUIT SIZE OF WPD
The conventional WPD consists of two quarter wavelength lines connected between the input (port 1) and output ports (port 2 & 3) of characteristic impedance Z b = Z a × √ 2 = 70.7 Ω, as shown in Fig. 1(a) . The impedance of all the ports (Z a ) and isolation resistor (R) are 50 Ω and 100 Ω, respectively [1] . To reduce the overall circuit size of the WPD, a host line loaded with SISS and MISRDGS is used in place of conventional quarter wavelength lines, and the resulting structure is shown in Fig. 1 host microstrip line [1, 6] . The parallel LC and series LC resonator of DGS and SISS are represented as series inductance and shunt capacitance in the low-frequency region [6] . The circuit values of the proposed line are made equal to the corresponding element values obtained by a quarter wavelength line of the conventional WPD at the operating frequency (f ) by adjusting the dimensions of DGS and SISS. In the proposed line, the microstrip section between the SISS and DGS is electrically short with respect to design frequency. Thus, one can ignore [5] , but here it has to be taken into consideration since it significantly affects the overall performance as well as the operating frequency. However, the right most and left most sections of the host line with respect to SISS of the proposed line can be ignored because their electrical lengths are too short. Generally, the short section line can be represented as an L-shaped network (series L line and shunt C line ) which is shown in Fig. 1(b) . The values of L line and C line can be evaluated using Eq. (1) by equating the approximated ABCD matrix elements for short section line with ABCD elements of L-shaped line [1] , where Z, θs, and ω are the characteristic impedance, electrical length of the short section line, and angular frequency, respectively. The same procedure is followed as given in [6] for determining the line parameters of C QWL and L QWL using LC equivalent circuit of SISS and DGS, respectively. The relation between line parameters (C QWL , L QWL ) with DGS parameters (L DGS , C DGS ) and SISS parameters (C SISS , L SISS ) are given in Eqs. (2)- (3), where L QWL and C QWL represent the inductance and capacitance values for quarter wavelength line. Finally, the proposed line is used to design a compact WPD operating at 0.7 GHz (LTE band), and the resulting structure is shown in Fig. 1(c) . The circuit parameters (LC values) of the proposed line for DGS, microstrip section and SISS are (7.29 nH, 0.11 pF), (4.99 nH, 0.19 pF), and (0.7 nH, 3.05 pF), respectively, whereas conventional quarter wavelength line is L QWL , C QWL (16 nH, 3.2 pF) with respect to operating frequency (0.7 GHz). Figure 2 shows the comparison between S-parameter responses of the proposed line with conventional line when port 1 and port 2 are shorted with 70.7 Ω. From Fig. 2(a) , the simulated (a) (b) Fig. 2(b) . The simulated frequency responses of the proposed WPD are compared with the CWPD as shown in Fig. 3(a) . From Fig. 3(a) , the simulated S-parameters |S 11 |, |S 21 | = |S 31 |, and |S 23 | are −62 dB, −3.22 dB, and −30 dB at 0.7 GHz, whereas the conventional offers |S 11 |, |S 21 | = |S 31 |, and |S 23 | which are −29 dB, −3.15 dB, and −30 dB, respectively. Besides, the unwanted harmonics are well suppressed better than 20 dB for the frequency range up to 7 GHz. Therefore, the proposed WPD requires only 29% of the circuit size compared to CWPD with good in-band response compared to CWPD. The effect of gap (g 1 ) between two SISSs of the proposed line and gap (g 2 ) between SISSs of two individual lines is studied while other parameters are fixed as shown in Fig. 1(c). Figs. 3(b) & (c) show the S-parameter responses of WPD with different values of g 1 and g 2 . From Fig. 3(b) it is evident that return loss performance is improved, and transmission zero moves towards the operating frequency which improves the upper edge selectivity of the PD while reducing g 1 . From this figure, it is also found that there is not much variation in insertion loss with g 1 . From Fig. 3(c) it is clear that insertion loss is not affected with g 2 , although it has some effect on impedance matching. 
EXPERIMENTAL RESULTS
To validate the simulated results, the proposed WPD has been fabricated, measured, and compared in 
CONCLUSION
A compact WPD is designed based on the combination of SISS and DGS for LTE application. The proposed PD occupies only 29% circuit area of the CWPD at 0.7 GHz. Another attractive feature of the design includes higher order harmonics suppression better than 20 dB up to the 10th order along with good in-band performances (insertion loss = 3.2 dB, return loss = 30 dB, and FBW = 42%). The proposed solution gives a great tradeoff between size and performances as compared with the state of the art presented in the literature.
